HDI PCB vs Standard Through-Hole: When to Upgrade and What It Really Costs

The Quick Decision

Choose HDI when you need to break out fine-pitch BGAs (0.65mm or below), require more than 12 layers in conventional construction, or need board area reduction exceeding 30%.

Choose standard through-hole when your designs use pitch above 0.8mm, layer counts under 10, and budgets where the 1.5-3x HDI cost premium matters more than board real estate.

The Real Engineering Difference

The fundamental distinction between HDI and standard PCB construction comes down to via technology. In standard through-hole boards, every via penetrates the entire board thickness — a 1.6mm board gets a 1.6mm copper barrel whether you need the connection on adjacent layers or across the full stackup. This creates stub resonances that kill signal quality above 5 GHz, wastes routing channels on every layer the via passes through, and forces wider keep-out zones around each drill hit.

HDI replaces this brute-force approach with precision. Laser-drilled microvias connect only the layers they need to reach — typically spanning one or two dielectric layers at 0.05-0.1mm depth. The result is a via structure with negligible stub, minimal parasitic capacitance (0.2-0.3 pF vs 0.8-1.2 pF for through-hole), and a drill diameter small enough to place directly in a BGA pad without dog-bone routing.

This matters most when routing density hits the physical wall. A 0.5mm-pitch BGA with 400 pins requires 20 rows of pads at 0.5mm center-to-center. With standard through-hole vias at 0.3mm drill and 0.5mm pad, you simply cannot fit a via between adjacent pads — the math doesn't work. HDI microvias at 0.1mm drill with 0.25mm capture pad fit directly inside the BGA land pattern, converting what would require 6+ routing layers into a 2-layer breakout problem.

Signal Integrity: Where HDI Pulls Ahead

The signal integrity advantage becomes quantifiable at data rates above 5 Gbps. A standard through-hole via in a 1.6mm board creates a stub resonance at approximately 23 GHz (quarter-wavelength in FR-4), but signal degradation begins much earlier — insertion loss increases noticeably above 5 GHz.

Backdrilling removes most of the stub in standard boards, bringing effective stub length down to 0.15-0.2mm (limited by drill depth accuracy of +/-3 mil). This extends usable bandwidth to roughly 15 GHz.

HDI microvias have near-zero stub length inherently. A via-in-pad connection from layer 1 to layer 2 has a total length of 0.06-0.1mm. At 28 GHz (relevant for 56G PAM4 SerDes), the insertion loss improvement is typically 2-4 dB per via transition compared to a through-hole with backdrilling. For a signal path traversing 4-6 vias, that's 8-24 dB of margin recovered.

Designs targeting 25G+ data rates (PCIe Gen 5/6, 400G Ethernet, DDR5+) benefit substantially from HDI construction, not just for density but for electrical performance.

Cost Comparison: When HDI Actually Saves Money

The common assumption that HDI always costs more is incorrect when you factor in the full picture.

HDI's cost premium: a 1+N+1 build adds approximately 50-80%. A 2+N+2 with stacked vias adds 100-200%.

But the layer-reduction math often flips the equation. A design requiring 14 layers in conventional construction due to BGA fanout consuming 4 routing layers — the same design in 2+N+2 HDI might achieve identical routing in 10 layers.

The crossover point: when HDI eliminates 3+ conventional layers. Below that threshold, standard construction with backdrilling offers better value.

Board size reduction presents another cost lever. HDI's higher routing density can shrink a design by 30-50% in area, translating directly to more boards per panel. For high-volume production (10,000+ units), even a 20% area reduction can offset HDI's per-board premium.

Reliability Considerations

HDI microvia failure modes differ fundamentally from through-hole vias. Standard vias fail through barrel cracking under thermal stress. Microvias fail through target pad separation — the laser-drilled via losing connection to the capture pad during thermal cycling.

IPC-6012 Rev F addressed this with IST requirements for HDI: 500+ cycles at 150C temperature rise. Stacked microvias present higher risk than staggered configurations because thermal stress concentrates at the interface between sequential via fills.

For aerospace and military applications (IPC-6012 Class 3 / MIL-PRF-31032), standard through-hole construction still carries longer qualification heritage. HDI is gaining ground — many Tier 1 defense primes now specify HDI for avionics — but qualification cycles are longer.

Decision Framework

Three questions determine the right choice:

1. Does your densest component require HDI?
At 0.5mm pitch or below: HDI is physically required. At 0.65mm: strongly preferred. At 0.8mm+: standard works, HDI may reduce layers.

2. Does your signal speed demand it?
Above 10 Gbps: HDI provides meaningful SI margin. Below 5 Gbps: standard suffices. Between 5-10 Gbps: backdrilling bridges the gap.

3. Does the cost math work?
If HDI eliminates 3+ layers, economics likely favor it. If layer reduction is 0-2, standard wins.

For most designs in 2026, the industry is converging toward HDI as the default for anything with BGA components below 0.8mm pitch. The fabricator base has matured, costs have decreased 20-30% over five years, and reliability data spans billions of field hours.

Building high-density or high-speed PCBs? AtlasPCB manufactures up to 5+N+5 HDI with stacked microvias, via-in-pad, and 75um trace/space — get an instant quote with standard and HDI pricing side by side.

Further reading:

• Advanced HDI PCB Stackup Design
• HDI PCB Cost Breakdown
• Signal Integrity Design Guide